

Foundations of DL Hardware

Jason Clemons Senior Research Scientist, NVIDIA Research – Architecture Research Group (ARG) CVPR'23 Tutorial on Full-stack Acceleration of Neural Networks

Hardware Systems For DL





Hardware Systems For DL



CPU

Jack of all trades. Master of none

- Flexible instruction stream
 - Handle complex control flow programs
- Memory system for low latency
 - Fast local memory close to the compute (registers)
 - Caches provide locality benefits
- Lower core count/thread count
- Very good for complex control flow programs
- SIMD (Single Instruction Multiple Data)
 - Same operation on multiple pieces of data in parallel
 - Vector operations through vector extension units
- Viable for vector codes with limited parallelism
 - Or lower memory requirements
- Typically coordinates the system
 - Some level of good performance benefits attached accelerators

The Berkeley Out-of-Order Machine (BOOM) %



RISC-V Based CPU

GPU

Highly Parallel

- Fully programmable
- Designed for parallel compute
 - Supported with high bandwidth memory system
- Efficient when operating in converged (lock step)
 - Supports divergent behavior unlike SIMD (vector) engines





Figure 3. Utilization of an 8-SM GPU when 12 thread blocks with an occupancy of 1 block/SM at a time are launched for execution. Here, the blocks execute in 2 waves, the first wave utilizes 100% of the GPU, while the 2nd wave utilizes only 50%.

Figure 1. Simplified view of the GPU architecture

Figures from: https://docs.nvidia.com/deeplearning/performance/dl-performance-getting-started/index.html



GPU

Full system

- Full system has large amount of capability
- Memory system built for high throughput
 - Memory request coalescing
- Custom units for specific common operations
 - Includes tensor cores for tensor math operations
 - Tensor Memory Accelerator for efficient tensor memory accesses
- Supports multiple data formats: int8, FP32, FP16, BF16, FP8



Hopper SM											
SM											
				L1 Instruc	tion Cach	10					
		L0 I	Instruction Ca	ache		L0 li	nstruction C	ache			
	Ň	Varp Sci	heduler (32 th	hread/clk)		Warp Scl	heduler (32 t	hread/clk)			
		Dispato	h Unit (32 th	read/clk)		Dispate	h Unit (32 th	read/clk)			
	R	legister	r File (16,384	x 32-bit)		Register	File (16,38	4 x 32-bit)			
INT32	FP32	FP32	FP64		INT32	FP32 FP32	FP64				
INT32	FP32	FP32	FP64		INT32	FP32 FP32	FP64				
INT32	FP32	FP32	FP64		INT32	FP32 FP32	FP64				
INT32	FP32	FP32	FP64		INT32	FP32 FP32	FP64				
INT32	FP32	FP32	FP64		INT32	FP32 FP32	FP64				
INT32	FP32	FP32	FP64		IN132	FP32 FP32	FP64				
IN132	FP32	FP32	FP64	TENSOR CORE	IN 132	FP32 FP32	FP64	TENSOR COR			
INT32	FP32	6032	FP64	AT OFFICE	IN 132	FP32 FP32	FP64	ATT OF THE OF			
INT22	FP32	FP32	FP64	4 GENERATION	INT32	FP32 FP32	FP64	4 GENERATIO			
INT32	FP32	FP32	FP64		INT32	FP32 FP32	FP64				
INT32	FP32	FP32	FP64		INT32	FP32 FP32	FP64				
INT32	6012	EP32	FP04		INT32	ED12 ED12	ED64				
INT32	EP32	EP32	ED64		INT32	EP12 EP12	EP64				
INT32	EP32	EP32	EP64		INT32	EP32 EP32	EP64				
INT32	FP32	FP32	FP64		INT32	FP32 FP32	FP64				
LD/ ST	LD/ LI ST S	DV LDV T ST	LD/ LD/ ST ST	LDV LDV ST ST SFU	LD/ ST	LD/ LD/ LD/ ST ST ST	LD/ LD/ ST ST	LD/ LD/ ST ST SFL			
		L0 I	Instruction Ca	ache	L0 Instruction Cache						
		Dispate	heduler (32 th	nread/clk)	Dispatch Unit (32 thread/clk)						
	R	legister	File (16,384	x 32-bit)	Register File (16,384 x 32-bit)						
INTOO	6033	6033	5064		INTER	[CD30 CD30	5044				
INT32	FP32	EP32	EP64		INT32	FP32 FP32	EP64				
INT32	FP32	FP32	FP64		INT32	FP32 FP32	FP64				
INT32	FP32	FP32	FP64		111700	and the second se					
	C030	ED12	and the state of t		IN132	FP32 FP32	FP64				
INT32	FP32	r Paz	FP64		INT32 INT32	FP32 FP32 FP32 FP32	FP64 FP64				
INT32 INT32	FP32 FP32	FP32	FP64 FP64		INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64				
INT32 INT32 INT32	FP32 FP32 FP32	FP32 FP32	FP64 FP64 FP64		INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64				
INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64	TENSOR CORE	INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64	TENSOR COR			
INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION	INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64	TENSOR COR 4 th GENER <u>ATIO</u>			
INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION	INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR COR 4 th GENERATIO			
INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR COF 4 th GENERATIO			
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR COF 4 th GENERATIO			
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR COF 4 th GENERATIO			
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR COR 4 th GENERATIO			
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR COR 4 th GENERATIO			
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP33 FP32 FP32 FP32 FP33 FP32 FP35 FP32 FP37 FP32 FP37 FP32 FP37 FP32 FP37 FP37 FP37 FP37 FP37 FP37 FP37 FP37 FP37 <td>FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64</td> <td>TENSOR COR 4th GENERATIO</td>	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR COR 4 th GENERATIO			
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION st st sFU	INT32 INT32	FP32 FP32 ST ST ST ST ST ST	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR COR 4 th GENERATIO			
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION	INT32 INT32	FP32 FP32 FP35 FP32 FP35 FP32 FP35 FP32 FP35 FP32 FP35 FP35 FP35 FP35 FP35 FP35 FP35 FP35 FP35 FP35 FP35 <td>FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64</td> <td>TENSOR COR 4th GENERATIO</td>	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR COR 4 th GENERATIO			

Mapping Work To The System

Tiling for GPU

- Memory changes as you get closer to compute
 - Higher bandwidth, lower size
- Split problem up to fit in memory system
 - Problem is typically tiled to split the problem up





- Array of ALUs or processing elements (PEs)
- Each PE typically simple
 - Small local storage
 - Simple set of operations
- Data flows through the array
 - Each PE computes a part of the results and passes data along
- Paired with a host
 - · Host interacts with a controller to decide operations
- Can be efficient if the problem maps well to the system
- Has limited flexibility due to application specific nature
- Problem needs to map well to the hardware array shape and flow
- Examples:
 - TPU¹, Eyeriss²





- Array of ALUs or processing elements (PEs)
- Each PE typically simple
 - Small local storage
 - Simple set of operations
- Data flows through the array
 - Each PE computes a part of the results and passes data along
- Paired with a host
 - · Host interacts with a controller to decide operations
- Can be efficient if the problem maps well to the system
- Has limited flexibility due to application specific nature
- Problem needs to map well to the hardware array shape and flow
- Examples:
 - TPU¹, Eyeriss²



Data flow

1. Jouppi et al. In-Datacenter Performance Analysis of a Tensor Processing Unit, ISCA 2017

- Array of ALUs or processing elements (PEs)
- Each PE typically simple
 - Small local storage
 - Simple set of operations
- Data flows through the array
 - Each PE computes a part of the results and passes data along
- Paired with a host
 - · Host interacts with a controller to decide operations
- Can be efficient if the problem maps well to the system
- Has limited flexibility due to application specific nature
- Problem needs to map well to the hardware array shape and flow
- Examples:
 - TPU¹, Eyeriss²





1. Jouppi et al. In-Datacenter Performance Analysis of a Tensor Processing Unit, ISCA 2017

- Array of ALUs or processing elements (PEs)
- Each PE typically simple
 - Small local storage
 - Simple set of operations
- Data flows through the array
 - Each PE computes a part of the results and passes data along
- Paired with a host
 - · Host interacts with a controller to decide operations
- Can be efficient if the problem maps well to the system
- Has limited flexibility due to application specific nature
- Problem needs to map well to the hardware array shape and flow
- Examples:
 - TPU¹, Eyeriss²





1. Jouppi et al. In-Datacenter Performance Analysis of a Tensor Processing Unit, ISCA 2017

- Array of ALUs or processing elements (PEs)
- Each PE typically simple
 - Small local storage
 - Simple set of operations
- Data flows through the array
 - Each PE computes a part of the results and passes data along
- Paired with a host
 - · Host interacts with a controller to decide operations
- Can be efficient if the problem maps well to the system
- Has limited flexibility due to application specific nature
- Problem needs to map well to the hardware array shape and flow
- Examples:
 - TPU¹, Eyeriss²





1. Jouppi et al. In-Datacenter Performance Analysis of a Tensor Processing Unit, ISCA 2017

Custom Accelerators

NVDLA

- NVDLA is a custom accelerator for DL models
 - Example of a more specialized hardware accelerator
- Configurable instead of programmable
- High efficiency for the networks they accelerate
 - NVDLA is targeted for inference
 - NVDLA works for specific data types: int8, int16, fp16
- Custom accelerators require a good software eco system
 - NVIDIA provides tools such as TensorRT to generate network configs
- Commonly used in edge inference
 - NVDLA available in Jetson systems such as Orin



System On Chips

SoCs

- Contains multiple compute engines on single chip
 - CPUs, GPUs, and accelerators
- Shared memory system
- Common usage on edge devices
- Data flows between components
 - Application components run on most suitable engine
 - Requires more complex management (better eco system)

- Examples
 - Nvidia Jetson Orin
 - Apple M2

Figure 2: Orin System-on-Chip (SoC) Block Diagram



Importance of Memory Accesses

General Accelerator Example



Why is memory movement critical ?

Efficiency/Energy

Energy costs	
8-bit Integer Multiply	0.2 pJ
Fetch two 8-bit operands from DRAM	128 pJ
Fetch two 8-bit operands from large SRAM	2 pJ

Figures are from **<u>Timeloop tutorial</u>**

Importance of Mapping

Leverage reuse for efficiency



Flexible architectures may allow millions of alternative mappings of a single workload

Phil

NVIDIA

Importance of Good Mappings



480,000 mappings shown

Spread: 19x in energy efficiency

Only 1 is optimal, 9 others within 1%

A model needs a mapper to evaluate a DNN workload on an architecture

6,582 mappings have min. DRAM accesses but vary 11x in energy efficiency

A mapper needs a good cost model to find an optimal mapping

Figures are from **Timeloop tutorial**

Timeloop and Accelergy

Tools for determining efficient mappings



Figures are from **<u>Timeloop tutorial</u>**

More information at https://github.com/Accelergy-Project/timeloop-accelergy-tutorial

Common Concepts for Performance

Performance Metrics

Latency

- Time to complete an operation
- Units: time before work complete
 - Example
 - Add operation 1 cycles
 - Divide operation 8 cycles
 - Function call/return 10 ns
- Energy Per Operation
 - Average energy to complete an operation
 - Example:
 - 10 pJ per Op

- Throughput
 - Rate at which a work can be completed
 - Units: work per unit time
 - Example:
 - Frames per second (FPS)
 - Bytes per second (Bps)
- Power
 - Rate at which energy is used
 - Example:
 - System TDP: 30 Watts (W)
- Perf per Watt
 - Performance metric per Watt
 - Measures efficiency
 - Example:
 - FLOPS/Watt

Latency Vs Throughput

A simple example

- System delivers throughput of 30 FPS
- What is the latency of this system?
 - A. 1/30 seconds ~33 ms
 - B. 1/15 seconds ~ 66ms
 - C. 1 second ~ 1000 ms
 - D. 2 seconds ~ 2000 ms

Latency Vs Throughput

A simple example

- System delivers throughput of 30 FPS
- What is the latency of this system?
 - A. 1/30 seconds ~33 ms
 - B. 1/15 seconds ~ 66ms
 - C. 1 second ~ 1000 ms
 - D. 2 seconds ~ 2000 ms

•

The answer is yes.

All of them could be right!

Latency Vs Throughput

A simple example

- System delivers throughput of 30 FPS
- What is the latency of this system?
 - A. 1/30 seconds ~33 ms (1 frame per batch)
 - B. 1/15 seconds ~ 66ms (2 frames per batch)
 - C. 1 second ~ 1000 ms (30 frames per batch)
 - D. 2 seconds ~ 2000 ms (60 frames per batch)

The answer is yes. All of them could be right! They all produce 30 FPS!



•



Throughput may not be enough specification!

Common Concepts for Performance

Performance Metrics

- Compute Bandwidth
 - Operations per unit time
 - Example:
 - 1024 Math units, 1 GHz clock, 1 Operation per clock
 - 1024 × (1 × 10⁹) / 1 = 1024 GOPs Compute Bandwidth
 - 1024 Math units, 1 GHz clock, 2 Operation per clock
 - 1024 × (1 × 10⁹) / 1 = 512 GOPs Compute Bandwidth
- Compute Bandwidth Utilization
 - Fraction of peak compute bandwidth achieved
 - Example:
 - Peak: 1 TFLOPS
 - Achieved: 400 GFLOPS
 - Compute Bandwidth Utilization: 400 × $10^9/1 \times 10^{12} = .40$ or 40%

- Memory Bandwidth
 - Bytes per unit Time
 - Example:
 - 1 GB, in 5 seconds
 - 200 MB/s
- Memory Bandwidth Utilization
 - Fraction of peak memory bandwidth achieved
 - Example:
 - Peak: 1TB/s
 - Achieved: 200 GB/s
 - Memory Bandwidth Utilization: 200 × 10⁹ / 1 × 10¹² = .20 or 20%
- Arithmetic Intensity
 - Flops per byte fetched
 - Correlates with data reuse
 - Example:
 - 32 FLOPs
 - 17 Bytes fetched
 - Arithmetic Intensity: 32 / 17 = 1.88 FLOPs/Byte

Estimating Performance

Bounding the performance

- Compute the FLOPs in the layers
 - 3×3 Conv2d with bias, Input is 1×3×416×480, Output is 1×16×208×240
 - FLOPs = ((3×3) × 3 +1) ×16 × 208 × 240 * 2= 22364160 * 2 = 44,728,320
 - FP32 Input tensor: 3×416×480*4 = 2,396,160
 - FP32 Output tensor: 16×208×240*4 = 3,194,880
 - FP32 Parameters: (3×3×3) × 16 + 16 = 448
 - Tools like torchinfo give can give you this
- Use the system peak compute and memory bandwidth to estimate performance
 - Assume peak compute bandwidth of 1 TOPS (1×10¹² OPs)
 - Best case: 44,728,320/ 1×10¹² = 0.00004472832 s = 44.8 ns compute
 - Assume peak memory bandwidth of 1000 GB/s
 - Best case: 559104 / 1000×10⁹ = 0.00000559104 s =5.6 ns memory transfer
- Realistically you assume some derating factor but now at least it is bounded

Understanding Performance

- Operations can be *memory-limited* and *math-limited*
 - Math limited High utilization of the compute units while the memory bandwidth utilization is not high
 - Math limited if: (BWmath / PeakBWmath) ~> .7
 - Memory limited High utilization of the memory bandwidth while the compute unit utilization is not high
 - Mem limited if: (BWmem / PeakBWmem) ~> .7
- Using Arithemtic intensity for estimating limitations
 - Math limited if: #ops / #bytes > PeakBWmath / PeakBWmem

Table 1. Examples of neural network operations with their arithmetic intensities. Limitersassume FP16 data and an NVIDIA V100 GPU.

Operation	Arithmetic Intensity	Usually limited by		
Linear layer (4096 outputs, 1024 inputs, batch size 512)	315 FLOPS/B	arithmetic		
Linear layer (4096 outputs, 1024 inputs, batch size 1)	1 FLOPS/B	memory		
Max pooling with 3x3 window and unit stride	2.25 FLOPS/B	memory		
ReLU activation	0.25 FLOPS/B	memory		
Layer normalization	< 10 FLOPS/B	memory		

B – byte

b - bit

4 Quadrants of Bandwidth

Top Right is optimal



Hints on handling issues

Compute bandwidth limited

- Move to a different numerical format
 - Some hardware supports more compute with smaller format
- Rework the algorithm to use less compute
 - Due to parallelism small changes may not impact performance
- Use structured sparsity
 - 2:4 structured sparsity approx. doubles the FLOPSs
- · Use specialized hardware
 - Tensor cores
- Memory bandwidth limited
 - Move to a different numerical format
 - You can move more operands in the same memory bandwidth
 - Overlap memory transfers
 - Restructure your data
 - Some data structures make better use of the memory transfers
 - Resize the problem
- Compute and Memory bandwidth limited
 - Reformulate the problem
 - Refactor the code

	NVIDIA H100 SXM5	NVIDIA H100 PCle
Peak FP64 ¹	30 TFLOPS	24 TFLOPS
Peak FP64 Tensor Core ¹	60 TFLOPS	48 TFLOPS
Peak FP32 ¹	60 TFLOPS	48 TFLOPS
Peak FP16 ¹	120 TFLOPS	96 TFLOPS
Peak BF16 ¹	120 TFLOPS	96 TFLOPS
Peak TF32 Tensor Core ¹	500 TFLOPS 1000 TFLOPS ²	400 TFLOPS 800 TFLOPS ²
Peak FP16 Tensor Core ¹	1000 TFLOPS 2000 TFLOPS ²	800 TFLOPS 1600 TFLOPS ²
Peak BF16 Tensor Core ¹	1000 TFLOPS 2000 TFLOPS ²	800 TFLOPS 1600 TFLOPS ²
Peak FP8 Tensor Core ¹	2000 TFLOPS 4000 TFLOPS ²	1600 TFLOPS 3200 TFLOPS ²
Peak INT8 Tensor Core ¹	2000 TOPS 4000 TOPS ²	1600 TOPS 3200 TOPS ²
Table 1 NIVIDIA H100 Tensor Core CPU r	reliminary performance specs	

Table 1. NVIDIA H100 Tensor Core GPU preliminary performance specs

Remember: With NVIDIA GPUs, you can always write a custom kernel to for greater efficiency and control

What is TensorRT?



1. Weight & Activation Precision Calibration

Maximizes throughput by quantizing models to INT8 while preserving accuracy

2. Layer & Tensor Fusion

Optimizes use of GPU memory and bandwidth by fusing nodes in a kernel

3. Kernel Auto-Tuning

Selects best data layers and algorithms based on target GPU platform

4. Dynamic Tensor Memory

Minimizes memory footprint and re-uses memory for tensors efficiently

5. Multi-Stream Execution

Scalable design to process multiple input streams in parallel

6. Time Fusion

Optimizes recurrent neural networks over time steps with dynamically generated kernels

TensorRT

What does it do?

1. Weight & Activation Precision Calibration

Maximizes throughput by quantizing models to INT8 while preserving accuracy

2. Layer & Tensor Fusion

Optimizes use of GPU memory and bandwidth by fusing nodes in a kernel

3. Kernel Auto-Tuning

Selects best data layers and algorithms based on target GPU platform

4. Dynamic Tensor Memory

Minimizes memory footprint and re-uses memory for tensors efficiently

5. Multi-Stream Execution

Scalable design to process multiple input streams in parallel

6. Time Fusion

Optimizes recurrent neural networks over time steps with dynamically generated kernels Convert the model to int8 using common static techniques. It does not require retraining to generate the new operands

Combine common operations to avoid overheads of launching separate kernels or taking round trips to memory

Explores various transforms that may be more efficient ways of performing the operations of a layer. For example, it may transform a convolution into a Winograd convolution if that is more efficient. It may change the way it tiles the problem based on the hardware it is targeting.

Release memory that may not be used after the current operation

Independent data streams can share the hardware spatially (run at the same time) on different pieces of the hardware.

Optimize the time step expansion of RNNs

TensorRT

Summary

- Tool to optimize networks
- Takes a network and generates a highly optimized version
- Can target specific hardware, including DLA
 - Can use both GPU and DLA to run network
 - Can determine which is best for a given layer and set it to run there
- Uses a special runtime engine for optimized network execution
- Integrations into PyTorch and TF
 - TF: tensorflow-gpu has <u>integrations</u> and just needs tensorRT to be installed
 - PyTorch: <u>torch-tensorrt</u> is available.
 - Also, NVIDIA provides NGC docker images with these integrations ready to use (ngc.nvidia.com)

NVIDIA Profiling Tools

Suite Of Applications

- Nsight Systems (nsys)
 - Provides primarily system level information
 - Timing performance
 - Memory Bandwidth
 - Tensor core utilization
 - And many more
- Nsight Compute
 - Provides kernel level information
 - Kernel FLOPS
 - Memory Usage
 - SM Occupancy
 - And many more



Figure 1. Flowchart describing working with new NVIDIA Nsight tools for performance optimization

NVIDIA Developer Tools Overview | NVIDIA Developer

Nsight System

- Used to get system information during execution
 - Kernel latency, timeline etc
- Can be used as a gui



Nsight System

Command Line: Generating a report

• nsys profile -w true -t cuda,nvtx,osrt,cudnn,cublas -s none -o report_output_name -f true x true --capture-range=cudaProfilerApi --capture-range-end=repeat python3 train.py

- nsys profile runs nsight system
- -w true: send output to std out
- -t cuda,nvtx,osrt,cudnn,cublas: trace these api calls
- -s none: disable cpu sampling. Could turn on if care about CPU code
- -o report_output_name: the name of the report file to make
- -f true: force the overwrite if filenames exist
- -x true: stop profiling on exit
- --capture-range=cudaProfilerApi: how to capture. This mode is set up for a call to start in code. Could be from the beginning
- --capture-range-end=repeat: what to ends the capture range. This says we can repeatedly turn it on and off with a call in the python code
- python3 train.py: command to run nsys profile on

Nsight System

Generate Stats

- nsys stats --force-export --force-overwrite --format csv --output . --report cudaapisum, cudaapitrace, nvtxkernsum, nvtxsesum, gpumemsizesum, gpumemtimesum, gputrace, gpukerns um report_output_name.nsys-rep
 - nsys stats: run stats generation
 - --force-export: force to read report file and not use pregenerated sql file
 - --force-overwrite: force overwriting output if already exists
 - --format csv: output format
 - --output .: the output files
 - --report

cudaapisum,cudaapitrace,nvtxkernsum,nvtxsesum,gpumemsizesum,gpumemtimesum,gputrace,gpukernsum: the reports to generate

• report_output_name.nsys-rep: nsys profile result to use for generating stats

Time (%)	Total Time	Instances	Avg (ns)	Med (ns)	Min (ns)	Max (ns)	StdDev (ns	Name														
22	2.39E+08	5300	45135.4	40960	10977	153919	39208	void cudni	n::bn_fw_inf_1C11_kernel	I_NCHW<	float, floa	at, (bool)1,	(int)1>(T2, ⁻	T2, cudnnT	ensorStruct	t, const T1 *	*, cudnnTer	sorStruct,	۲1 *, cudnn	TensorStruc	ct, const T2	!*
15.9	1.72E+08	2300	74873.1	64383.5	34528	121599	19662.9	void cutlas	ss::Kernel <cutlass_80_ten< td=""><td>sorop_s1</td><td>688gemm</td><td>_256x64_1</td><td>6x4_nn_ali</td><td>gn4>(T1::P</td><td>arams)</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></cutlass_80_ten<>	sorop_s1	688gemm	_256x64_1	6x4_nn_ali	gn4>(T1::P	arams)							
12.6	1.36E+08	4900	27840.4	10816	5345	128256	32642.9	void at::na	ative::vectorized_element	wise_kerr	nel<(int)4,	at::native:	: <unnamed< td=""><td>>::launch_</td><td>clamp_sca</td><td>lar(at::Tens</td><td>orlteratorB</td><td>ase &, c10:</td><td>:Scalar, c10</td><td>::Scalar, at</td><td>::native::de</td><td>eta</td></unnamed<>	>::launch_	clamp_sca	lar(at::Tens	orlteratorB	ase &, c10:	:Scalar, c10	::Scalar, at	::native::de	eta
11.5	1.24E+08	4800	25914.9	11904	5408	130528	29270.2	void cudni	n::ops::nchwToNhwcKerne	el <float, f<="" td=""><td>loat, float</td><td>, (bool)0, (l</td><td>bool)1, (cud</td><td>InnKernelD</td><td>ataType_t)</td><td>2>(cudnn::c</td><td>ops::nchw2</td><td>nhwc_para</td><td>ms_t<t3>, (</t3></td><td>const T1 *,</td><td>T2 *)</td><td></td></float,>	loat, float	, (bool)0, (l	bool)1, (cud	InnKernelD	ataType_t)	2>(cudnn::c	ops::nchw2	nhwc_para	ms_t <t3>, (</t3>	const T1 *,	T2 *)	
11.2	1.21E+08	1600	75810	45216	16736	178304	54248	void at::na	ative::vectorized_element	wise_kerr	nel<(int)4,	at::native:	:BinaryFun	ctor <float,< td=""><td>float, float</td><td>, at::native:</td><td>:AddFuncto</td><td>or<float>>,</float></td><td>at::detail::A</td><td>Array<char '<="" td=""><td>*, (int)3>>(i</td><td>int</td></char></td></float,<>	float, float	, at::native:	:AddFuncto	or <float>>,</float>	at::detail::A	Array <char '<="" td=""><td>*, (int)3>>(i</td><td>int</td></char>	*, (int)3>>(i	int

Gpukernsum csv output example for ResNet50. Top 5 kernels.

NSYS GUI

w/NVTX Regions



Nsight Compute

Detailed kernel info

- Used to get kernel specific information
- High overhead
 - only use on hot spots or be ready to wait. Can take over 10x longer to execute
 - Serializes some execution meaning can't give full picture of parallel utilization
- NCU Commands
 - Generate analysis example:
 - ncu --set full -f -o ncu_report_output_file_name python train.py
 - Query metrics that can be gathered:
 - ncu --query-metrics
 - Gathered specific kernel metrics example:
 - ncu --csv --nvtx -f --print-nvtx-rename kernel --target-processes all --fp --print-kernel-base demangled --print-units base --profilefrom-start off --clock-control base --print-summary per-nvtx --log-file profile_name_ncu_metrics.csv --metrics sm_cycles_elapsed.sum,sm_cycles_active.sum,dram_bytes_read.sum,dram_bytes_write.sum python train.py

	А	В	С	D	E	F	G	Н	I	J	K	L	М	
1	Domain	Range:PL_	Kernel Nar	Block Size	Grid Size	Device Id	Invocation	Section Na	Metric Name	Metric Uni	Minimum	Maximum	Average	
2	<default d<="" th=""><th>"forward:</th><th>void at::na</th><th>512</th><th>4096</th><th>0</th><th>1</th><th>Command</th><th>drambytes_read.sum</th><th>byte</th><th>12894208</th><th>12894208</th><th>12894208</th><th></th></default>	"forward:	void at::na	512	4096	0	1	Command	drambytes_read.sum	byte	12894208	12894208	12894208	
3	<default d<="" th=""><th>"forward:</th><th>void at::na</th><th>512</th><th>4096</th><th>0</th><th>1</th><th>Command</th><th>drambytes_write.sum</th><th>byte</th><th>43264</th><th>43264</th><th>43264</th><th></th></default>	"forward:	void at::na	512	4096	0	1	Command	drambytes_write.sum	byte	43264	43264	43264	
-														

NVTX Regions

Annotation Tool for Profiling Code in Python and C/C++

- Allows you to insert named regions into code
- Python package available (https://pypi.org/project/nvtx/): pip install nvtx

```
rng = nvtx.start_range(message="my_message", color="blue")
# ... do something ... #
nvtx.end_range(rng)
```

- Nsight tools understand these regions
 - Can generate reports for nvtx regions
 - Helps you pinpoint areas that need improvement

layer1	StartEnd	727882	727882	1	10	817501	81750.1	41280	39424	144896	52978.6 void cudnn::bn_fw_inf_1C11_kernel_NCHW <float, (bool)1,="" (int)1="" float,="">(T2, T2, cudnnTensorStruct, const T1 *, cudnn</float,>
layer1	StartEnd	727882	727882	1	7	573215	81887.9	88448	34976	93920	20902 void cutlass::Kernel <cutlass_80_tensorop_s1688gemm_256x64_16x4_nn_align4>(T1::Params)</cutlass_80_tensorop_s1688gemm_256x64_16x4_nn_align4>
layer1	StartEnd	727882	727882	1	3	527775	175925	176032	175520	176223	363.5 void at::native::vectorized_elementwise_kernel<(int)4, at::native::BinaryFunctor <float, at::native::addfun<="" float,="" td=""></float,>
layer1	StartEnd	727882	727882	1	9	523325	58147.2	26336	24928	123296	48642.6 void at::native::vectorized_elementwise_kernel<(int)4, at::native:: <unnamed>::launch_clamp_scalar(at::TensorIterat</unnamed>
layer1	StartEnd	727882	727882	1	3	303231	101077	100864	100767	101600	455.5 sm80_xmma_fprop_implicit_gemm_indexed_tf32f32_tf32f32_f32_nhwckrsc_nchw_tilesize256x64x32_stage3_warps
ayer1	StartEnd	727882	727882	1	6	107456	17909.3	17520	5760	31392	13317.9 void cudnn::ops::nchwToNhwcKernel <float, (bool)0,="" (bool)1,="" (cudnnkerneldatatype_t)2="" float,="">(cudnn::ops::nch</float,>

Full-Stack, GPU-Based Acceleration of Deep Learning. June 2023.

Nvtxkernsum csv output example for ResNet50.

Profiling Tips

- GPU Considerations
 - Query the available clocks
 - nvidia-smi -q -d SUPPORTED_CLOCKS -i 0
 - Lock the clocks on the gpu
 - nvidia-smi -lgc <minGPUclock>, <maxGPUclock>
 - Release the clocks
 - nvidia-smi –rgc
- System Considerations
 - Stop nonessential tasks
 - Warmup the system
 - Run a few iterations to instantiate buffers and first-time setup things
 - Profile only the regions of interest
 - For GPU use cudaProfilerStart() and cudaProfilerStop() (Profiler Users Guide (nvidia.com)) (bshillingford/python-cuda-profile (github.com))
 - Proper synchronizations to ensure done
 - In torch call torch.cuda.synchronize() to ensure GPU done for benchmarking

Thank you

Questions?

Jason Clemons jclemons@nvidia.com

Disclaimer: Results, numbers and performance are reported from the research perspective For the exact performance please contact NVIDIA product managers