MatchLib
|
An AXI subordinate containing memory-mapped registers. More...
#include <AxiSubordinateToReg.h>
Public Types | |
typedef axi::axi4< axiCfg > | axi4_ |
Public Member Functions | |
SC_CTOR (AxiSubordinateToReg) | |
Public Attributes | |
sc_in< bool > | clk |
sc_in< bool > | reset_bar |
axi4_::read::template subordinate | if_axi_rd |
axi4_::write::template subordinate | if_axi_wr |
sc_in< NVUINTW(numAddrBitsToInspect)> | baseAddr |
sc_out< NVUINTW(axi4_::DATA_WIDTH)> | regOut [numReg] |
Static Public Attributes | |
static const int | kDebugLevel = 5 |
static const int | regAddrWidth = nvhls::log2_ceil<numReg>::val |
static const int | bytesPerReg = axi4_::DATA_WIDTH >> 3 |
static const int | axiAddrBitsPerReg = nvhls::log2_ceil<bytesPerReg>::val |
Protected Member Functions | |
void | run () |
An AXI subordinate containing memory-mapped registers.
axiCfg | A valid AXI config. |
numReg | The number of registers in the subordinate. Each register has a width equivalent to the AXI data width. |
numAddrBitsToInspect | The number of address bits to inspect when determining which subordinate to direct traffic to. If this is less than the full address width, the routing determination will be made based on the number of address LSBs specified. (Default: axiCfg::addrWidth) |
This module sets the stall mode to flush by default to mitigate possible RTL bugs that can occur in the default stall mode. If you are confident that this class of bugs will not occur in your use case, you can change the stall mode via TCL directive:
This may reduce area/power.
Definition at line 55 of file AxiSubordinateToReg.h.