<br>

Manager/Subordinate Interfaces & bridges for AXI interconnect. More...

Classes
class	axi::axi4< Cfg >
	The base axi4 class parameterized according a valid config. More...
class	axi::AXI4_Encoding
	Hardcoded values associated with the AXI4 standard. More...
class	AxiAddWriteResponse< CfgManager, CfgSubordinate >
	A simple shim that converts between two AXI configs by adding write responses. More...
class	AxiArbiter< axiCfg, numManagers, maxOutstandingRequests >
	An n-way arbiter that connects multiple AXI manager ports to a single AXI subordinate port. More...
class	AxiLiteSubordinateToMem< capacity >
	An AXI subordinate SRAM for the AXI-Lite protocol. More...
class	AxiManagerGate< Cfg, ROBDepth, MaxInFlightTrans >
	An AXI manager that converts from a simple request/response interface to AXI with reordering support. More...
class	AxiRemoveWriteResponse< CfgManager, CfgSubordinate, maxInFlight >
	A simple shim that converts between two AXI configs by removing write responses. More...
class	AxiSplitter< axiCfg, numSubordinates, numAddrBitsToInspect, default_output, translate_addr >
	An n-way splitter that connects a single AXI manager port to a multiple AXI subordinate ports. More...
class	AxiSubordinateToMem< axiCfg, capacity, fifoDepth >
	An AXI subordinate SRAM. More...
class	AxiSubordinateToReadyValid< axiCfg, rvCfg >
	An AXI subordinate that converts AXI requests into a simplified format. More...
class	AxiSubordinateToReg< axiCfg, numReg, numAddrBitsToInspect >
	An AXI subordinate containing memory-mapped registers. More...
class	AxiSubordinateToCSReg< axiCfg, numControlReg, numStatusReg, numAddrBitsToInspect >
	An AXI subordinate containing memory-mapped registers. More...
class	Manager< axiCfg, cfg >
	An AXI manager that generates random traffic for use in a testbench. More...
class	sc_in_conditional< T, enable >
	An AXI manager that generates traffic according to a file for use in testbenches. More...
class	Subordinate< axiCfg >
	An AXI subordinate for use in a testbench. More...
class	SubordinateFromFile< axiCfg >
	An AXI subordinate with its memory prepopulated from a file for use in testbenches. More...

Functions
template<typename Cfg >
	SC_MODULE (Host)
	A testbench component to verify AxiManagerGate. More...
template<typename rvCfg >
	SC_MODULE (RVSink)
	A testbench component to verify AxiSubordinateToReadyValid. More...

Detailed Description

Manager/Subordinate Interfaces & bridges for AXI interconnect.

Function Documentation

SC_MODULE() [1/2]

template<typename Cfg >

SC_MODULE

(

Host

)

A testbench component to verify AxiManagerGate.

Template Parameters

Cfg	A valid AXI config.

Overview

This component connects to the request-response (non-AXI) interface of AXIManagerGate. It launches read and write requests and checks for appropriate responses.

Definition at line 41 of file Host.h.

SC_MODULE() [2/2]

template<typename rvCfg >

SC_MODULE

(

RVSink

)

A testbench component to verify AxiSubordinateToReadyValid.

Template Parameters

rvCfg

A config for the ready-valid interface that is the output of AxiSubordinateToReadyValid.

Overview

This component connects to the ready-valid (non-AXI) interface of AxiSubordinateToReadyValid. It contains internal state and responds to read and write requests appropriately.

The struct containing fields for the read and write request interface.

The struct containing the data field for the read response interface.

Definition at line 42 of file RVSink.h.